





Subject.....

Date.....


Offset (12 bit)
Ld x21, 16(x22)
Base + offset (64 bits)
Load
Memory Location
Load Instruction / Save or Store Instruction
[6-0] opcode
Control
ALU op 00
MemRead 1bit
1
RegWrite 1bit
ADD
4
PC
Read Address
Instruction
(10110)2
[19-15]
[24-20]
[11-7]
(10101)2
Read Reg1
Read Reg2
Write Reg
Write Data
Read Data1
Read Data2
64bit Bar
64bit
2to1
ALU
Mem Read
Address
Read Data
Write Data
Mem Write
[31-0]
32bits
Imm Gen
64bits
ALU Control
[30, 14-12]
(0010)
(00)
Subject
Date


Add x21, x22, 23
rd rs1 rs2
R Type Instruction
Subject
Date
ADD
4
PC
Read Address
Instruction
[6-0] (opcode)
Control
2bits
10
1bit
1
RegWrite
(10110)2
[19-15] (rs1)
(10111)2
[24-20] (rs2)
(10101)2
[11-7] (rd)
[30, 14-12]
Read Reg1
Read Reg2
Write Reg
Write Data
Read Data1
Read Data2
64bits
64
bit
ALU op
2bits
ALU
ALU Result
ALU Control
(0010)
Add x21, x22, 23
Write
Read
VDD



ADD
4
PC
Read Address
Instruction
VDD
Control
Branch
MemRead
Mem to Reg
ALU op
MemWrite
ALU src
Reg Write
[6-0]
[19-15]
[24-20]
[11-7]
[31-0]
Read Register-1
Read Register-2
Write Register
Write Data
Read Data1
Read Data2
32
Imm Gen
64
[30, 14-12]
M
U
X
0
1
ALU
ALU ctrl
Zero
ALU Control
Address
Read Data
Write Data
Subject
Date

Subject.....

Date.....


Immediate Instruction

addi $t0, $s0, 4




R Type Instruction


add $t1, $a0, $a2



Subject.....

Date.....


R Type / Load / Store Datapath
Read Register-1
Read Register-2
Write Register
Write Data
Read Data-1
Read Data-2
RegWrite
ALU src
M
U
X
1
ALU
Zero
ALU result
4
ALU operation
MemWrite
Address
Read Data
Write Data
Data Memory
MemRead
Memory to Register
M
U
X
0
32
Imm Gen
64
Subject
Date


Full Data Path
PC Src
M
U
X
ADD
Sum
ADD
4
Shift left 1
PC
Read Address
Instruction
Instruc Mem
Read Register 1
Read Register 2
Write Register
Write Data
Read Data 1
Read Data 2
RegWrite
ALU Src
4
ALU operation
ALU
2 n 0
ALU Result
Mem Write
Address
Read data
Write Data
Data memory
Mem Read
Mem to Register
M
U
X
32
Imm Gen
64